# Single processor tuning (2/2) 

Prof. Richard Vuduc<br>Georgia Institute of Technology<br>CSE/CS 8803 PNA: Parallel Numerical Algorithms<br>[L.16] Thursday, February 28, 2008

## Today's sources

H. CS 267 (Demmel \& Yelick @ UCB; Spring 2007)
". "A family of high-performance matrix multiplication algorithms," by Gunnels, et al. (2006)
". "Anatomy of high-performance matrix multiplication," by Goto and van de Geijn (2006)
". "An experimental comparison of cache-oblivious and cache-conscious programs?" by Yotov, et al. (SPAA 2007)
A. Talk by Matteo Frigo at CScADS Autotuning Workshop (2007)

## Review: GPGPUs.

(I don't know; you tell me!)

Review:
A one-level model of the memory hierarchy

## A simple model of memory

$$
\begin{aligned}
m & \equiv \text { No. words moved from slow to fast memory } \\
f & \equiv \text { No. of flops } \\
\alpha & \equiv \text { Time per slow memory op. } \\
\tau & \equiv \text { Time per flop } \\
q & \equiv \frac{f}{m}=\text { Flop-to-mop ratio } \Leftarrow \text { computational intensity } \\
T & =f \cdot \tau+m \cdot \alpha=f \cdot \tau \cdot\left(1+\frac{\alpha}{\tau} \cdot \frac{1}{q}\right)
\end{aligned}
$$

## Blocked (tiled) matrix multiply

// Let $I, J, K=$ blocks of $b$ indices
for $I \leftarrow$ index blocks 1 to $\frac{n}{b}$ do
for $J \leftarrow$ index blocks 1 to $\frac{n}{b}$ do
// Read block $C_{I J}$
for $K \leftarrow$ index blocks 1 to $\frac{n}{b}$ do

// Read block $A_{I K}$
// Read block $B_{K J}$
$C_{I J} \leftarrow C_{I J}+A_{I K} \cdot B_{K J}$
// Write $C_{I J}$ to slow memory

$$
\begin{aligned}
m \approx \frac{n^{3}}{b} & \Longrightarrow q \approx b \\
\frac{T}{f \cdot \tau} & =1+\frac{\alpha}{\tau} \cdot \frac{1}{b}
\end{aligned}
$$

## Can we do better? Nope.

H. Theorem [Hong and Kung (1981)]: Any schedule of conventional matrix multiply must transfer $\Omega\left(n^{3} / \sqrt{ } M\right)$ words between slow and fast memory, where $M<n^{2} / 6$.
:. Last time: We did intuitive proof by Toledo (1999)
H. Historical note: Rutledge \& Rubinstein (1951 - 52)
H. So cached block matrix multiply is asymptotically optimal.
$b=O(\sqrt{M}) \Longrightarrow m=O\left(\frac{n^{3}}{b}\right)=O\left(\frac{n^{3}}{\sqrt{M}}\right)$

## Architectural implications

| Arch. | $\approx \alpha / \mathrm{T}$ | M |
| :---: | :---: | :---: |
| Ultra 2i | 25 | 1.5 MB |
| Ultra 3 | 14 | 460 KB |
| Pentium 3 | 6.3 | 94 KB |
| P-3M | 10 | 240 KB |
| Power3 | 8.8 | 180 KB |
| Power4 | 15 | 527 KB |
| Itanium 1 | 36 | 3.0 MB |
| Itanium 2 | 5.5 | 71 KB |

$$
\begin{aligned}
1+\frac{\alpha}{\tau} \cdot \frac{1}{q} & <1.1 \\
\Longrightarrow M & \geq 300\left(\frac{\alpha}{\tau}\right)^{2}
\end{aligned}
$$

[^0]
## What happens in practice?

H. Experiment: One-level cache-blocked matrix multiply
H. Block size chosen as square, by exhaustive search over sizes up to 64

Tiled MM on AMD Opteron 2.2 GHz (4.4 Gflop/s peak), 1 MB L2 cache

< $25 \%$ peak! We evidently still have a lot of work to do...

Review:
Real memory hierarchies

## What happened at powers of 2 ?

H. Byte addressable
H. 32-bit addresses
H. Cache
H. Direct-mapped
\#. 8 KB capacity
A. 16-byte lines

16 B

$X X X X X X X X X X X X X X X X X X X X X 0000000000000$

XXXX XXXX XXXX XXXX XXX0 000000100000
XXXX XXXX XXXX XXXX XXX0000000110000
XXXX X $X X X X X X X X X X X X \times X X X X \times X \times \times 0000001010000$
$X X X X X X X X X X X X X X X X X X X X 1111111110000$



## TLB is part of the memory hierarchy

:. Translation Look-aside Buffer (TLB) for virtual address space management
:. Divide address space into pages ( $4-32 \mathrm{~KB}$ typical, larger possible)
:. Page table maps virtual to physical addrs \& whether page in mem or on disk
\#. Page table can be large; TLB caches recent translations
H. May be set-associative or fully-associative
\#. Conceptually like a cache with large block size, i.e., 1 page
A. May have multiple levels of TLB, just like cache
:. Can prefetch to hide cache misses, but not TLB misses

## Experiment to observe memory parameters.



Strided-stream through array; measure average access time. (Saavedra-Barrera benchmark)



# General multi-level blocking 

 [Goto \& van de Geijn (2006)]$$
C \leftarrow C+A \cdot B
$$

"Matrix-matrix"

"Matrix-panel"
"Panel-matrix"

> "Panel-Panel" or "Fat Outer Product"




"Block-Panel"
"Panel-block"
"Fat Dot Product"






// Let $I, J, K=$ blocks of indices
for $K \leftarrow$ blocks 1 to $\frac{k}{b_{k}}$ do

$$
\begin{aligned}
& \text { for } \begin{aligned}
I & \leftarrow \text { blocks } 1 \text { to } \frac{m}{b_{m}} \text { do } \\
\text { for } J & \leftarrow \text { blocks } 1 \text { to } \frac{n}{b_{n}} \text { do } \\
C_{I J} & \leftarrow C_{I J}+A_{I K} \times B_{K J}
\end{aligned}
\end{aligned}
$$


// "Block-panel" multiply
// Load $b_{m} \times b_{k}$ block of $A$ into cache
for $J \leftarrow$ blocks 1 to $\frac{n}{b_{n}}$ do
// Load $b_{k} \times b_{n}$ block of $B$ into cache
// Load $b_{m} \times b_{n}$ block of $C$ into cache
$C_{J} \leftarrow C_{J}+A \times B_{J}$
// Store $b_{m} \times b_{n}$ block of $C$ to memory

## Assumes:

1. $A, B_{\lrcorner}, C_{\lrcorner}$fit in cache (e.g., size $M$ )
2. Above $\Rightarrow$ Product runs at peak
3. A not evicted prematurely
$b_{m} b_{k}+\left(b_{k}+b_{m}\right) b_{n} \leq M$

// "Block-panel" multiply
$/ /$ Load $b_{m} \times b_{k}$ block of $A$ into cache
for $J \leftarrow$ blocks 1 to $\frac{n}{b_{n}}$ do
// Load $b_{k} \times b_{n}$ block of $B$ into cache
// Load $b_{m} \times b_{n}$ block of $C$ into cache
$C_{J} \leftarrow C_{J}+A \times B_{J}$
// Store $b_{m} \times b_{n}$ block of $C$ to memory

## Assumes:

1. $A, B_{\lrcorner}, C_{\lrcorner}$fit in cache (e.g., size $M$ )
2. Above $\Rightarrow$ Product runs at peak
3. A not evicted prematurely
$b_{m} b_{k}+\left(b_{k}+b_{m}\right) b_{n} \leq M$

$$
\begin{aligned}
f & =2 b_{m} b_{k} n \\
m & =b_{m} b_{k}+\left(b_{k}+2 b_{m}\right) n \\
& \Downarrow \\
q & =\frac{2}{\frac{1}{n}+\left(\frac{1}{b_{m}}+\frac{2}{b_{k}}\right)}
\end{aligned}
$$



Given a multi-level memory hierarchy, in what cache should " $A$ " block live?

* Want large A block

L1 cache usually quite small What about L2?

## Assumes:

1. $A, B_{J}, C_{\jmath}$ fit in cache (e.g., size $M$ )
2. Above $\Rightarrow$ Product runs at peak
3. A not evicted prematurely
$b_{m} b_{k}+\left(b_{k}+b_{m}\right) b_{n} \leq M$
$\rho_{1} \equiv$ Peak L1 flop/s
$\beta_{2} \equiv$ Peak L2 to CPU bw

$$
\begin{aligned}
\frac{2 b_{m} b_{k} b_{n}}{\rho_{1}} & \geq \frac{b_{m} b_{k}}{\beta_{2}} \\
& \Downarrow \\
b_{n} & \geq \frac{\rho_{1}}{2 \beta_{2}}
\end{aligned}
$$

Typically, need $b_{n}>=2$.


## Assumes:

1. $A, B_{\lrcorner}, C_{\lrcorner}$fit in cache (e.g., size $M$ )
2. Above $\Rightarrow$ Product runs at peak
3. A not evicted prematurely
$b_{m} b_{k}+\left(b_{k}+b_{m}\right) b_{n} \leq M$

$$
b_{n} \geq \frac{\rho_{1}}{2 \beta_{2}}
$$



## Assumes:

1. $A, B_{\lrcorner}, C_{\lrcorner}$fit in cache (e.g., size $M$ )
2. Above $\Rightarrow$ Product runs at peak
3. A not evicted prematurely
$b_{m} b_{k}+\left(b_{k}+b_{m}\right) b_{n} \leq M$

$$
b_{n} \geq \frac{\rho_{1}}{2 \beta_{2}}
$$

## Considerations for TLB

H. Matrix
A. $n=1024$
.. Column-major order
: TLB
.. Page $=4 \mathrm{~KB}$
H. 32 entries



## Assumes:

1. $A, B_{\lrcorner}, C_{\lrcorner}$fit in cache (e.g., size $M$ )
2. Above $\Rightarrow$ Product runs at peak
3. A not evicted prematurely 4. Operands "fit in" TLB

$$
\begin{aligned}
b_{m} b_{k}+\left(b_{k}+b_{m}\right) b_{n} & \leq M \\
b_{n} & \geq \frac{\rho_{1}}{2 \beta_{2}}
\end{aligned}
$$

## What about the TLB?

Block of $A$ straddles pages, so re-pack on-the-fly $\Rightarrow$ "Copy optimization"

Copy $B$ panel as well

Panel-Block


Fat-Dot


// Let $I, J, K=$ blocks of indices
for $K \leftarrow$ blocks 1 to $\frac{k}{b_{k}}$ do

$$
\tilde{B} \leftarrow B_{K, \star}
$$

$$
\text { for } I \leftarrow \text { blocks } 1 \text { to } \frac{m}{b_{m}} \text { do }
$$

$$
\tilde{A} \leftarrow A_{I K}
$$

$$
\text { for } J \leftarrow \text { blocks } 1 \text { to } \frac{n}{b_{n}} \text { do }
$$

$$
\tilde{C} \leftarrow \tilde{A} \times \tilde{B}_{J} \quad / / \text { Compute in buffer, } \tilde{C}
$$

$$
C_{I J} \leftarrow C_{I J}+\tilde{C} \quad / / \text { Unpack } \tilde{C}
$$



Dense Matrix Multiply Performance (Square $n \times n$ Operands) [ 333 MHz Sun Ultra 2i]


Source: Vuduc, Demmel, Bilmes (IJHPCA 2004)


Source: Vuduc, Demmel, Bilmes (IJHPCA 2004)


Inner-kernel
-. Scheduling
:. Register allocation

Administrivia

## Two joint classes with CS 8803 SC

H. Tues 2/19: Floating-point issues in parallel computing by me
\#. Tues 2/26: GPGPUs by Prof. Hyesoon Kim
H. Scribe?
H. Both classes meet in Klaus 1116E

## Homework 1: Parallel conjugate gradients

H. Extension: Due Wednesday 2/27 @ 8:30 am
H. Implement a parallel solver for $\mathrm{Ax}=\mathrm{b}$ (serial C version provided)
:. Evaluate on three matrices: 27-pt stencil, and two application matrices
.. "Simplified:" No preconditioning
H. Performance models to understand scalability of your implementation
H. Make measurements
H. Build predictive models
H. Collaboration encouraged: Compare programming models or platforms

## Administrative stuff

I. New room (dumpier, but cozier?): College of Computing Building (CCB) 101
\#. Accounts: Apparently, you already have them
H. Front-end login node: ccil.cc.gatech.edu (CoC Unix account)
:. We "own" warp43-warp56
". Some docs (MPI): http://www-static.cc.gatech.edu/projects/ihpcl/mpi.html
h. Sign-up for mailing list: https://mailman.cc.gatech.edu/mailman/listinfo/ihpc-lab

## Projects

H. Your goal should be to do something useful, interesting, and/or publishable!
H. Something you're already working on, suitably adapted for this course
H. Faculty-sponsored/mentored
I. Collaborations encouraged

## My criteria for "approving" your project

A. "Relevant to this course:" Many themes, so think (and "do") broadly
.. Parallelism and architectures
H. Numerical algorithms
\#. Programming models
". Performance modeling/analysis

## General styles of projects

H. Theoretical: Prove something hard (high risk)
H. Experimental:
-. Parallelize something
:. Take existing parallel program, and improve it using models \& experiments
:. Evaluate algorithm, architecture, or programming model

## Examples

:. Anything of interest to a faculty member/project outside CoC
A. Parallel sparse triple product $\left(R^{*} A^{*} R^{\top}\right.$, used in multigrid)
:. Future FFT
:. Out-of-core or I/O-intensive data analysis and algorithms
H. Block iterative solvers (convergence \& performance trade-offs)
:. Sparse LU
H. Data structures and algorithms (trees, graphs)
-. Look at mixed-precision
H. Discrete-event approaches to continuous systems simulation
H. Automated performance analysis and modeling, tuning
:. "Unconventional," but related
H. Distributed deadlock detection for MPI
!. UPC language extensions (dynamic block sizes)
\#. Exact linear algebra

Inner-kernel

## Doesn't the compiler do scheduling and reg. allocation?

H. Theorem (Motwani, et al., 1995): Given a DAG, finding the schedule and register assignment to minimize register spills is NP-Hard.
H. Theorem (Belady, 1966): Given a DAG and a schedule, finding the register assignment to minimize register spills can be done in $\approx$ linear time.

ARTS
Source: Talk by M. Frigo at CScADS autotuning workshop (2007)

## Loop unrolling: Reducing loop overheads

```
for (i=0; i < N; i++)
        dot += X[i] * Y[i];
        \Downarrow
for (i=0; i < N; i += 4) {
        dot += X[i] * Y[i];
        dot += X[i+1] * Y [i+1];
        dot += X[i+2] * Y[i+2];
        dot += X[i+3] * Y [i+3];
}
for (i -= 4; i < N; i++)
    dot += X[i] * Y[i];
```

```
double *stX = X + (N/4)*4,
```

double *stX = X + (N/4)*4,
*stX2 = X + N;
*stX2 = X + N;
do {
do {
dot += *X * *Y;
dot += *X * *Y;
dot += X[1] * Y[1];
dot += X[1] * Y[1];
dot += X[2] * Y[2];
dot += X[2] * Y[2];
dot += X[3] * Y[3];
dot += X[3] * Y[3];
X += 4; Y += 4;
X += 4; Y += 4;
} while (X != stX);
} while (X != stX);
while (X != stX2)
while (X != stX2)
dot += *X++ * *Y++;

```
    dot += *X++ * *Y++;
```

Source: Clint Whaley's code optimization course (UTSA Spring 2007)

## Scalar expansion: Removing serial dependencies

```
sum \(=0\);
do
\{
    sum \(+=\) *X;
    sum \(+=\mathrm{X}[1]\);
    sum += X[2];
    sum \(+=\mathrm{X}[3]\);
    \(\mathrm{X}+=4\);
\}
while (X != stX);
```

```
sum1 = sum2 = sum3 = sum = 0.0;
```

sum1 = sum2 = sum3 = sum = 0.0;

```
do
```

do
{
{
sum += *X;
sum += *X;
sum1 += X[1];
sum1 += X[1];
sum2 += X[2];
sum2 += X[2];
sum3 += X[3];
sum3 += X[3];
X += 4;
X += 4;
}
}
while (X != stX);
while (X != stX);
sum += sum1 + sum2 + sum3;

```
sum += sum1 + sum2 + sum3;
```

Source: Clint Whaley's code optimization course (UTSA Spring 2007)

## Unroll and jam + register blocking

- Reg blk: scalar replacement + register asg

```
for (j=0; j < N; j += 2)
```

    for ( \(i=0 ; i<N ; i+=2\) )
    \{ \(\mathrm{rCOO}=\mathrm{C}[\mathrm{i}+\mathrm{j} * \mathrm{ldc} \mathrm{d}\);
        rC10 \(=C[i+1+j * 1 d c] ;\)
        rC01 \(=C[i+(j+1) * 1 d c] ;\)
        rC11 \(=C[i+1+(j+1) * l d c]\);
        for ( \(k=0\); \(k\) < N ; \(k++\) )
        \{ \(\quad \mathrm{rBO}=\mathrm{B}[\mathrm{k}+\mathrm{j} * \mathrm{ldb}]\);
            \(r A O=A[i+k * l d a] ;\)
            \(r B 1=B[k+(j+1) * l d b] ;\)
            \(r A 1=A[i+1+k * l d a] ;\)
            rCOO += rAO*rBO
            rC10 += rA1*rB0
            rC01 \(+=r A 0 * r B 1\)
            rC11 \(+=r A 1 * r B 1\)
        \}
        \(\mathrm{C}[\mathrm{i}+\mathrm{j} * \mathrm{ldc}]=\mathrm{rCOO}\);
        \(\mathrm{C}[\mathrm{i}+1+\mathrm{j} * \mathrm{ldc}]=\mathrm{rC10}\);
        \(\mathrm{C}[\mathrm{i}+(\mathrm{j}+1) * \mathrm{ldc}]=\mathrm{rCO}\);
        \(C[i+1+(j+1) * l d c]=r C 11 ;\)
    \}
    

Source: Clint Whaley's code optimization course (UTSA Spring 2007)

Software pipelining: Interleave iterations to delay dependent instructions

```
for (i=0; i < N; i += 4) m0 = *X * *Y; m1 = X[1] * Y[1];
{ m2 = X[2] * Y[2]; m3 = X[3] * Y[3];
    dot += X[0] * Y[0]; X += 4; Y += 4;
    dot += X[1] * Y[1]; for (i=4; i < N; i += 4)
    dot += X[2] * Y[2]; {
    dot += X[3] * Y[3]; }\quad\mathrm{ dot += m0; m0 = X[0] * Y[0];
    X += 4; Y += 4;
}
```

```
dot1 += m1; m1 = X[1] * Y[1];
```

dot1 += m1; m1 = X[1] * Y[1];
dot2 += m2; m2 = X[2] * Y[2];
dot2 += m2; m2 = X[2] * Y[2];
dot3 += m3; m3 = X[3] * Y[3];
dot3 += m3; m3 = X[3] * Y[3];
X += 4; Y += 4;
X += 4; Y += 4;
}
dot += m0; dot1 += m1; dot2 += m2; dot3 += m3;

```
    dot += m0; dot1 += m1; dot2 += m2; dot3 += m3;
```

Source: Clint Whaley's code optimization course (UTSA Spring 2007)

Fetch scheduling, for cache lines and hardware prefetching engines

4 fetches (32 byte CL):
for (i=0; i < N; i += 8) \{
$\operatorname{dot} 0+=\mathrm{x}[0]$ * $\mathrm{y}[0]$;
$\operatorname{dot} 1+=x[4]$ * $y[4]$;
$\operatorname{dot} 0+=\mathrm{x}[1]$ * $\mathrm{y}[1]$;
$\operatorname{dot} 1+=\mathrm{x}[5]$ * $\mathrm{y}[5]$;
$\operatorname{dot} 0+=\mathrm{x}[2] * \mathrm{y}[2]$;
$\operatorname{dot} 1+=x[6]$ * $y[6]$;
$\operatorname{dot} 0+=x[3] * y[3] ;$
$\operatorname{dot} 1+=\mathrm{x}[7]$ * $\mathrm{y}[7]$;
$\mathrm{x}+=8$; $\mathrm{y}+=8$;
\}

Source: Clint Whaley's code optimization course (UTSA Spring 2007)

## 4 prefetch units

}

```
```

```
n2 = N>>1;
```

```
n2 = N>>1;
xx = X + n2; yy = Y + n2;
xx = X + n2; yy = Y + n2;
for (i=0; i < n2; i++) {
for (i=0; i < n2; i++) {
    dot0 += x[i] * y[i];
    dot0 += x[i] * y[i];
    dot0 += x[i] * y[i];
```

    dot0 += x[i] * y[i];
    ```
```

}

```

\section*{Software prefetching}
```

\#ifdef OPTERON
\#define XDIST 256
\#elif defined(P4E)
\#define XDIST 512
\#else
\#define XDIST 768
\#endif
\#define YDIST XDIST

```
```

for (i=0; i < N; i += 4) {

```
for (i=0; i < N; i += 4) {
    MY_PREF(X+XDIST);
    MY_PREF(X+XDIST);
    MY_PREF(Y+YDIST);
    MY_PREF(Y+YDIST);
    dotO += X[O] * Y[O];
    dotO += X[O] * Y[O];
    dot1 += X[1] * Y[1];
    dot1 += X[1] * Y[1];
    dot2 += X[2] * Y[2];
    dot2 += X[2] * Y[2];
    dot3 += X[3] * Y[3];
    dot3 += X[3] * Y[3];
}
```

}

```

Source: Clint Whaley's code optimization course (UTSA Spring 2007)

"In conclusion..."

\section*{Backup slides}
```


[^0]:    Note: " $M$ " in bytes to 2 digits; assumes 8-byte (double-precision) words

